mirror of
https://github.com/shenmintao/aic8800d80.git
synced 2026-09-26 17:44:16 +00:00
Shen MintaoandClaude Sonnet 4.5
165a346c4d
Major updates: - Add Linux kernel 6.12-6.19 compatibility support - Add Linux 6.16 timer_container_of and wakelock API support - Add Debian 6.1.0-26 backport support - Fix Bluetooth firmware upload for chip_mcu_id == 1 (cache_mem_addr) - Add USB device ID 368b:8d81 support - Add AIC8800DW device support - Add TP-Link Archer TX1U Nano support (USB_VENDOR_ID_TENDA_V2:0x0110) - Add TENDA series device support (U2, U11, U11 PRO) - Add AIC8800FC_CUS4/5/6 series support - Add AIC8800M80_CUS7/8 series support - Add UGREEN AIC8800D80 adapter support - Fix CONFIG_USB_BT interface number check (allow 1 or 3 interfaces) - Update firmware files for all chip variants Device support: - AIC8800D80/D81/DC/DW series - AIC8800D80X2/D81X2/D89X2 series - AIC8800D80N/D80LN/D80WN/DLN/DWN series - TENDA U2/U11/U11 PRO/TX1U Nano adapters - Multiple OEM variants (FC_CUS1-6, M80_CUS1-8) Kernel compatibility: - Linux 3.10 - 6.19+ - Debian 6.1.0-26 with backported APIs - Ubuntu and other distributions Co-Authored-By: Claude Sonnet 4.5 <noreply@anthropic.com>
125 lines
2.7 KiB
Plaintext
125 lines
2.7 KiB
Plaintext
# AIC USERCONFIG 2026/01/1707
|
|
|
|
# txpwr_lvl
|
|
enable=1
|
|
lvl_11b_11ag_1m_2g4=22
|
|
lvl_11b_11ag_2m_2g4=22
|
|
lvl_11b_11ag_5m5_2g4=22
|
|
lvl_11b_11ag_11m_2g4=22
|
|
lvl_11b_11ag_6m_2g4=22
|
|
lvl_11b_11ag_9m_2g4=22
|
|
lvl_11b_11ag_12m_2g4=22
|
|
lvl_11b_11ag_18m_2g4=22
|
|
lvl_11b_11ag_24m_2g4=21
|
|
lvl_11b_11ag_36m_2g4=21
|
|
lvl_11b_11ag_48m_2g4=20
|
|
lvl_11b_11ag_54m_2g4=20
|
|
lvl_11n_11ac_mcs0_2g4=20
|
|
lvl_11n_11ac_mcs1_2g4=20
|
|
lvl_11n_11ac_mcs2_2g4=20
|
|
lvl_11n_11ac_mcs3_2g4=20
|
|
lvl_11n_11ac_mcs4_2g4=18
|
|
lvl_11n_11ac_mcs5_2g4=18
|
|
lvl_11n_11ac_mcs6_2g4=18
|
|
lvl_11n_11ac_mcs7_2g4=18
|
|
lvl_11n_11ac_mcs8_2g4=17
|
|
lvl_11n_11ac_mcs9_2g4=17
|
|
lvl_11ax_mcs0_2g4=22
|
|
lvl_11ax_mcs1_2g4=22
|
|
lvl_11ax_mcs2_2g4=22
|
|
lvl_11ax_mcs3_2g4=20
|
|
lvl_11ax_mcs4_2g4=20
|
|
lvl_11ax_mcs5_2g4=20
|
|
lvl_11ax_mcs6_2g4=20
|
|
lvl_11ax_mcs7_2g4=20
|
|
lvl_11ax_mcs8_2g4=19
|
|
lvl_11ax_mcs9_2g4=19
|
|
lvl_11ax_mcs10_2g4=17
|
|
lvl_11ax_mcs11_2g4=17
|
|
lvl_11a_6m_5g=20
|
|
lvl_11a_9m_5g=19
|
|
lvl_11a_12m_5g=19
|
|
lvl_11a_18m_5g=19
|
|
lvl_11a_24m_5g=19
|
|
lvl_11a_36m_5g=19
|
|
lvl_11a_48m_5g=19
|
|
lvl_11a_54m_5g=18
|
|
lvl_11n_11ac_mcs0_5g=20
|
|
lvl_11n_11ac_mcs1_5g=20
|
|
lvl_11n_11ac_mcs2_5g=20
|
|
lvl_11n_11ac_mcs3_5g=19
|
|
lvl_11n_11ac_mcs4_5g=19
|
|
lvl_11n_11ac_mcs5_5g=19
|
|
lvl_11n_11ac_mcs6_5g=18
|
|
lvl_11n_11ac_mcs7_5g=17
|
|
lvl_11n_11ac_mcs8_5g=14
|
|
lvl_11n_11ac_mcs9_5g=14
|
|
lvl_11ax_mcs0_5g=20
|
|
lvl_11ax_mcs1_5g=20
|
|
lvl_11ax_mcs2_5g=20
|
|
lvl_11ax_mcs3_5g=19
|
|
lvl_11ax_mcs4_5g=19
|
|
lvl_11ax_mcs5_5g=19
|
|
lvl_11ax_mcs6_5g=19
|
|
lvl_11ax_mcs7_5g=18
|
|
lvl_11ax_mcs8_5g=13
|
|
lvl_11ax_mcs9_5g=13
|
|
lvl_11ax_mcs10_5g=13
|
|
lvl_11ax_mcs11_5g=13
|
|
|
|
# txpwr_lvl_adj
|
|
lvl_adj_enable=0
|
|
lvl_adj_2g4_chan_1_4=0
|
|
lvl_adj_2g4_chan_5_9=0
|
|
lvl_adj_2g4_chan_10_13=0
|
|
lvl_adj_5g_chan_42=0
|
|
lvl_adj_5g_chan_58=0
|
|
lvl_adj_5g_chan_106=0
|
|
lvl_adj_5g_chan_122=0
|
|
lvl_adj_5g_chan_138=0
|
|
lvl_adj_5g_chan_155=0
|
|
|
|
# txpwr_loss
|
|
loss_enable_2g4=0
|
|
loss_value_2g4=2
|
|
loss_enable_5g=0
|
|
loss_value_5g=5
|
|
|
|
# txpwr_ofst
|
|
ofst_enable=0
|
|
ofst_2g4_11b_chan_1_4=0
|
|
ofst_2g4_11b_chan_5_9=0
|
|
ofst_2g4_11b_chan_10_13=0
|
|
ofst_2g4_ofdm_highrate_chan_1_4=0
|
|
ofst_2g4_ofdm_highrate_chan_5_9=0
|
|
ofst_2g4_ofdm_highrate_chan_10_13=0
|
|
ofst_2g4_ofdm_lowrate_chan_1_4=0
|
|
ofst_2g4_ofdm_lowrate_chan_5_9=0
|
|
ofst_2g4_ofdm_lowrate_chan_10_13=0
|
|
ofst_5g_ofdm_lowrate_chan_42=0
|
|
ofst_5g_ofdm_lowrate_chan_58=0
|
|
ofst_5g_ofdm_lowrate_chan_106=0
|
|
ofst_5g_ofdm_lowrate_chan_122=0
|
|
ofst_5g_ofdm_lowrate_chan_138=0
|
|
ofst_5g_ofdm_lowrate_chan_155=0
|
|
ofst_5g_ofdm_highrate_chan_42=0
|
|
ofst_5g_ofdm_highrate_chan_58=0
|
|
ofst_5g_ofdm_highrate_chan_106=0
|
|
ofst_5g_ofdm_highrate_chan_122=0
|
|
ofst_5g_ofdm_highrate_chan_138=0
|
|
ofst_5g_ofdm_highrate_chan_155=0
|
|
ofst_5g_ofdm_midrate_chan_42=0
|
|
ofst_5g_ofdm_midrate_chan_58=0
|
|
ofst_5g_ofdm_midrate_chan_106=0
|
|
ofst_5g_ofdm_midrate_chan_122=0
|
|
ofst_5g_ofdm_midrate_chan_138=0
|
|
ofst_5g_ofdm_midrate_chan_155=0
|
|
|
|
# xtal cap
|
|
xtal_enable=0
|
|
xtal_cap=24
|
|
xtal_cap_fine=31
|
|
|
|
|
|
|